

a register circuit which receives a data signal,
an output timing of the register circuit being
controlled by a clock signal;

a delay adjustment circuit which receives an output of the register circuit, a delay time of the delay adjustment circuit being adjusted by a delay adjustment signal based on the data signal; and

a driver circuit which receives an output of the delay adjustment circuit.

2. The device according to claim 1, wherein the data signal is a read data signal, and the driver circuit is an off-chip driver circuit.

3. The device according to claim 1, wherein the data signal is a write data signal, and the driver circuit is a write data buffer circuit.

4. The device according to claim 1, wherein the data signal is an address signal, and the driver circuit is an address buffer circuit.

5. A semiconductor integrated circuit device comprising:

a delay adjustment circuit which receives a clock signal, a delay time of the delay adjustment circuit being adjusted by a delay adjustment signal based on a data signal;

Sub A3

096540-096541

AB
5 a register circuit which receives the data signal,
an output timing of the register circuit being
controlled by a clock signal which is delay adjusted in
the delay adjustment circuit; and

a driver circuit which receives an output of the
register circuit.

10 6. The device according to claim 5, wherein the
clock signal is a clock to output a read data, the data
signal is a read data signal, and the driver circuit is
an off-chip driver circuit.

15 7. A semiconductor integrated circuit device
comprising:

register circuits which receive data signals,
an output timing of each of the register circuits being
controlled by a clock signal;

20 delay adjustment circuits which receive outputs
of the register circuits, a delay time of each of the
delay adjustment circuits being adjusted by a delay
adjustment signal based on the data signals adjacent to
each other; and

driver circuits which receive outputs of the delay
adjustment circuits.

25 8. The device according to claim 7, wherein the
data signals are read data signals, and the driver
circuits are off-chip driver circuits.

9. The device according to claim 7, wherein the
data signals are write data signals, and the driver

0965534.092501

A3
circuits are write data buffer circuits.

10. The device according to claim 7, wherein the data signals are address signals, and the driver circuits are address buffer circuits.

0905534.092501
T05260"4E559660